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1Abstract— Iterative Logic Arrays (ILAs) are ideal as VLSI 
sub-systems because of their regular structure and it’s close 
resemblance with FPGAs (Field Programmable Gate Arrays).
AND-EXOR based circuits are of interest in the design of very 
low power circuits where energy loss implied by high frequency 
switching is of much consideration. This paper examines the 
testability of AND-EXOR based Iterative Logic Arrays (ILAs). 
For certain ILAs it is possible to find a test set whose size remains 
constant irrespective of the size of the ILA, while for others it 
varies with array size. Former type of ILAs is known as 
Constant-Testable, i.e. C-Testable. It has been shown that AND-
EXOR based Logic Arrays are C-Testable and size of test set is 
equal to number of entries in cell’s truth table. The test 
generation problem has been shown to be related to certain 
properties of cycles in a set of graphs derived from cell truth 
table. By careful analysis of these cycles an efficient test 
generation technique that can be easily converted to an ATPG 
program has been presented for both 1-D and 2D ILAs. How this 
property of ILAs can be used for testing FPGAs has also been 
discussed.
Index Terms—C-Testable, Iterative Logic Arrays, Bijective, 
Test Generation, ATPG
I. INTRODUCTION
N this paper we examine testability of  Iterative Logic Arrays 
(ILA’s) constructed from a library of AND-EXOR gates 
called controlled-NOT (CNOT) gates. A k-CNOT gate has k 
+ 1 input wires and k + 1 output wires. It transmits the first k 
input signals unchanged, and inverts the last input signal iff the 
first k inputs are all 1; clearly this input-output mapping is 
bijective. Figure 1 shows examples of k-CNOTs and the 
standard graphic symbols used for them. If k = 0, a k-CNOT is 
a simple NOT gate or inverter. Since a 2-CNOT gate can 
implement the NAND function, any Boolean function can be 
implemented by a k-CNOT circuit A k-CNOT gate can be 
implemented using 1 k-input AND gate and an EXOR gate as 
shown in Fig 2. Frequency of switching in a k-CNOT gate is 
very less, i.e. 1/2k. . Figure 3 shows k-CNOT implementation 
of a single ILA cell.
The testing of ILAs has been widely studied in the past and 
even more so in recent times due to advances in VLSI which 
have made these structures attractive to the circuit designer. 
Most test generation techniques use the regular cell 
interconnection structure of the ILAs in one way or the other 
[1, 2, 3, 4, 5].
The paper is organized as follows. In section 2 the assumed 
Single Cell Fault (SCF) model has been discussed. In section 3 
C-Testability of ILAs has been proven and it has been shown 
that number of tests required is equal to number of entries in 
the cell truth table. In section 4 we generate tests for 1D ILAs. 
In section 5 we present test generation technique for 2D ILAs 
which can be actually extended for any n-dimensional ILAs. 
Section 6 concludes the paper with a brief discussion on
possible application of this test technique in testing FPGAs.
Figure 1: (a) NOT (b) CNOT and (c) general k-CNOT gate
II. THE FAULT MODEL
We assume that the truth table of a single ILA cell can be 
altered in any manner in presence of a fault as long as it 
remains combinational. In such a scenario all possible inputs 
must be applied to each of the ILA cells and we must ensure 
any such single cell fault (SCF) must propagate to the 
observable outputs of the ILA (for ex. in case of 2D ILA, 
vertical outputs of the last row and horizontal outputs of the 
last column). 
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III. C-TESTABILITY OF ILAS
ILA consists of identical ILA cells arranged in a geometrically 
regular interconnection pattern. A cell which receives h
horizontal inputs hins, v vertical inputs vins and produces h
horizontal outputs houts, v vertical outputs vouts is referred to as 
(h, v)-cell. See Fig. 3. The kmax of the k-CNOT gates that 
implement the internal circuitry of the ILA cell is bounded by: 
kmax ?? ?h + v – 1). Due to bijectivity it maps every distinct 
input (hin, vin) to (hout, vout). We denote the cell function 
realized by (h, v) cell as f where f: {0,1}h×{0,1}v ??
{0,1}h×{0,1}v. f is clearly bijective. In ILA of one dimension 
the cells are connected in a line. In 2D ILA cells are 
interconnected in a rectangular structure.
Theorem 1: All SCFs in one dimensional ILA of p (h, v)-cells 
can be detected by 2(h + v) tests independent of p.
Proof: As the cell function f realized by (h,v) cell is bijective, 
any single cell fault propagates to either hout or vout of the cell 
in which the failure occurs. As all other cells are bijective, this 
ensures that any SCF propagates to an observable output (houts 
of the rightmost cell or vouts of all p cells) for any vertical input 
vin to that faulty cell. This implies 2
(h + v) tests suffice to detect 
all SCFs.
Theorem 2: All SCFs in two dimensional ILA of p rows and q
columns constructed from (h, v)-cells can be detected by 2(h + v)
tests independent of p and q.
Proof: As the cell function f realized by (h, v) cell is bijective; 
the fault propagates to either houts or vouts of the faulty cell. If it 
propagates to houts, then the cell just at the right of the faulty 
one propagates the fault to its houts or vouts (as it is assumed to 
be fault-free; only one cell can be faulty at a time); else the cell 
just beneath the faulty one propagates it to its houts or vouts. 
This implies 2(h + v) tests suffice to detect all SCFs in 2D ILAs.
Consider 1D and 2D ILAs constructed from the cell shown in 
Fig. 3. Both the ILAs can be tested for SCFs using only 23 = 8 
tests. Any ILA constructed from (2, 1)-cells can not be tested 
for SCFs by less than 8 tests. This testability is known as 
Optimal-Testability (i.e., O-Testability), where number of tests 
is independent of size of the ILA and equal to number of 
entries in the cell truth table. The truth table for the cell has 
been shown in Fig. 4. It can be proven that 2(h + v) –testability 
implies following properties:
1. The x-transition diagram (transitions on h wires) 
consists of disjoint Euler tours. See Fig. 5.
2. The y-transition diagram (transitions on v wires) 
consists of disjoint Euler tours. See Fig. 6.
3. The state transition diagram (transitions on h | v, 
where | is concatenation operator) comprises of edge-
disjoint Euler tours. See Fig. 7. The corresponding x 
and y transitions also form edge-disjoint Euler tours 
in x and y-transition diagram respectively.
4. The state transition (concatenation of transitions of all 
dimensions) of an n-dimensional ILA can be 
decomposed into disjoint Euler tours.
5. The transition diagram for each dimension 
corresponding to decomposition of state table also 
consists of edge-disjoint Euler tours.
IV. ONE-DIMENSIONAL ILAS
We use property 1 to generate tests for 1D ILAs. Given, cell 
truth table we construct x-transition diagram and decompose it 
into disjoint Euler tours. Please note that x-transition diagram 
can be decomposed in more than one ways, and each of the 
decomposition gives a solution. We illustrate the test 
generation for 1D ILA constructed from cells shown in Fig. 3. 
If we decompose the x-transition diagram of Fig. 5 as follows: 
{(q0, 0), (q0, 1), (q1, 0), (q2, 1), (q1, 1)????3, 1), (q3, 0) ????2, 
0)}, then we generate following 8 tests: TS1D1 applies (q0, 0) in 
all the cells; similarly TS1D2 , TS
1D
3, TS
1D
4  apply (q0, 1), (q1, 
0), (q2, 1) respectively in all the cells; TS
1D
5 applies (q1, 1) in 
odd cells and (q3, 1) in even cells; TS
1D
6 applies (q3, 1) in odd 
cells and (q1, 1) in even cells; similarly TS
1D
7 and TS
1D
8
alternate (q3, 0) and (q2, 0) along the row. The complexity of 
the algorithm is O (E+V) (E= no. of edges = 2(h + v) and V= no. 
of vertices = 2(h + v)) = O (1).
V. TWO-DIMENSIONAL ILAS
2D ILAs constructed from (h, v) cells can be tested for SCFs 
by using 2(h + v) tests. For the ILA cell of Fig. 3, 2D ILA built 
from this cell can be tested by 8 tests only. In the first 
approach, we use property 1 in conjunction with prop. 2 to 
generate tests for 2D ILA. We first generate tests
….
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x
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Figure 2: Implementation of  k-CNOT gate
3Figure 4: Truth Table for (2, 1)-cell of Fig. 3
Figure 5: x-transition diagram for (2, 1)-cell of Fig. 3.
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Figure 6: y-transition diagram for (2, 1)-cell of Fig. 3.
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Figure 7: state transition diagram for (2, 1)-cell of Fig. 3.
for 1D ILA (we ignore vertical dimension and treat it as 
vertical input/output to the cell); we decide upon the 
decomposition of the x-transition diagram. Then for that 
decomposition we check whether it satisfies certain property in 
the y-transition diagram. If it satisfies the property we generate 
tests for 2D ILA using tests of 1D ILA.
Corollary 1: For a 2D ILA, if x-transition diagram can be 
decomposed into disjoint Euler tours in more than one ways, 
then there is at least one such decomposition for which the 
corresponding transitions form a closed walk in the y-transition 
diagram.
Consider the decomposition used in the previous section to 
derive tests for 1D ILA constructed from the same cell. The 
transitions (q0, 0), (q0, 1) form a closed loop in the y-transition 
graph. This implies that we can have tests TS2D1, which applies 
TS1D1 in the odd rows and TS
1D
2 in the even rows; TS
2D
2 which
applies TS1D2 in the odd rows and TS
1D
1 in the even rows. 
Similarly transitions (q1, 0), (q2, 1) form a closed walk in the y-
transition graph. But the problem arises with the loop (q1, 1) ?? ??3, 1). The corresponding transitions in the y-transition 
diagram are (v1, q1) and (v1, q3). They clearly don’t form a 
closed walk; hence, we can not derive tests for 2D ILA using 
this decomposition. The implication of this is illustrated with 
the help of Fig. 8. The cell with bold outline should have been 
q3, and then only we could have derived 8 tests for the 2D ILA
using this decomposition.
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Figure 8: Application of transitions (q1, 1) ?? ??3, 1) in 2D 
ILA
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Figure 9: Application of the test U2D5 (i.e. transitions (q1, 1) ????3, 0)????2, 0) ????3, 1)) in 2D ILA
Instead, if the x-transition diagram is decomposed as follows: 
{(q0, 0), (q0, 1), (q1, 0), (q2, 1), (q1, 1) ????3, 0) ????2, 0) ??
(q3, 1)}, then the corresponding transitions for the last cycle 
(first two and second two transitions form closed walks in the 
y-transition diagram as before) in the y-transition diagram are: 
4(v1, q1) ?? ??1, q3) ???0, q2) ???0, q3). Clearly they form a 
closed walk. This implies that 8 tests can be derived for 2D 
ILA from 8 tests derived for the 1D ILA using the same 
decomposition. Consider 8 tests for 1D ILA. U1D1, U
1D
2, U
1D
3
and U1D4 apply (q0, 0), (q0, 1), (q1, 0) and (q2, 1) respectively 
in all the cells. U1D5, U
1D
6, U
1D
7, U
1D
8 alternate (q1, 1) ????3, 
0) ????2, 0) ????3, 1) in every 4 cells. Let’s derive 8 tests for 
2D ILA using these tests. U2D1, U
2D
2 apply U
1D
1, U
1D
2
alternately in the rows. U2D3, U
2D
4 apply U
1D
3, U
1D
4 alternately 
in the rows. U2D5, U
2D
6, U
2D
7, U
2D
8 apply U
1D
5, U
1D
6, U
1D
7, 
U1D8 apply alternately in every 4 rows. The application of U
2D
5
is shown in Fig. 9. The only problem lies in obtaining all 
possible decompositions of the x-transition diagram. In fact, 
this can actually be avoided by using prop. 3 of state transition 
diagram (i.e. transitions on both h & v wires). This second 
method of deriving tests for 2D ILA can be easily converted to 
an ATPG program.
Corollary 2: If state transition diagram can be decomposed 
into disjoint Euler tours in more than one ways, then for each 
of such decompositions the corresponding transitions in x and 
y transition diagrams also form closed walks.
Consider the 3 cycles in the state transition diagram in Fig. 7. 
These cycles correspond to following transitions:
(q0, 0) ????0, 1) and (v0, q0) ????1, q0) ---------------- (1)
(q1, 0)???1, 1)???3, 1) & (v0, q1)???1, q1)???1, q3)  ---- (2) 
(q2, 0)???3, 0)???2, 1) & (v0, q2)???0, q3)???1, q2)  ---- (3)
Please note that all of them (two transition pairs from (1) and 
four transition triplets from (2) & (3)) form closed walks. 
Let’s derive tests for 1D ILA: ATPG1D1 applies (q0, 0) in all 
the cells. ATPG1D2 applies (q0, 1) in all the cells. ATPG
1D
3,
ATPG1D4, ATPG
1D
5 alternate (q1, 0) ?? ?q1, 1) ?? ?q3, 1) in 
every 3 cells. ATPG1D6, ATPG
1D
7, ATPG
1D
8 alternate (q2, 0) ????3, 0) ????2, 1) in every 3 cells. Let’s derive tests for 2D 
ILA: ATPG2D1, ATPG
2D
2 alternate ATPG
1D
1, ATPG
1D
2 in 
every 2 rows. ATPG2D3, ATPG
2D
4, ATPG
2D
5 alternate 
ATPG1D3 ??????1D4 ??????1D5 in every 3 rows. Similarly 
ATPG2D6, ATPG
2D
7, ATPG
2D
8 alternate ATPG
1D
6 ??????1D7??????1D8 in every 3 rows of the 2D ILA. The application of 
the test ATPG2D3 is illustrated in Fig. 10.
VI. CONCLUSION
In this paper, we characterize the testability properties of both 
1D, 2D and nD ILAs. The ATPG method of test derivation for 
2D ILAs can be extended to any n-dimensional ILAs. Lots of 
research works have been reported in literature on iterative 
logic arrays primarily because of its regular structure and close 
resemblance with FPGAs. FPGAs can be reconfigured as 
iterative logic arrays and the idea of ILA testing can be applied 
in testing FPGAs. The only problem lies in the fact that no. of 
outputs is normally far less than no. of inputs in each PLB. 
(i.e. Programmable Logic Block; FPGA is a 2D array of 
PLBs.) The solution is that some of the PLBs should be made 
BUTs (Block Under Test) while others should be made as 
helper cell and each PLB with a helper PLB constitutes a cell 
in the 2D ILA. In the next session the helper PLBs are made 
BUTs and BUTs of previous session are reconfigured as 
helper PLBs. Stroud etal [6] have used similar concept of ILA 
testing for a BIST approach to FPGA testing.
             q1 q1             q3             q1              q1
q1                      q3                    q1                     q1                   q3
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Figure 10: Application of the test ATPG2D3 (i.e. transitions 
(q1, 0) ????1, 1) ???3, 1)) in 2D ILA.
The properties can be extended for n-dimensional ILAs as 
follows:
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